- Newsletter
- Now hiring!
- Buy an autographed book!
Site Navigation
Copyright © 2005-2007
by
ESLX
Inc.
All rights reserved.
mail
Webmaster
Roadmap for Electronic System Level Design
Fill out this form to start yours:
Full Name
Company
Job function
Street address
City
State/Region
Country
Postal Code
Telephone
Alternate
Fax
e-mail
Verify e-mail
ESLX is offering one free day of consulting for the price of travel.
Please help understand your goals a little better by answering the questions below. We will contact you for further follow up and a short proposal.
1. Your goals for SystemC in your organization?
2. Does your design organization do system modeling?
-
Yes
No
If not, does your organization want to?
-
Yes
No
If yes, what tools and languages?
3. Does your software organization do early software
development on a soft executable platform?
-
Yes
No
If not, does your organization want to?
-
Yes
No
If yes, what tools and languages?
4. Does your design organization use behavioral or algorithmic synthesis?
-
Yes
No
If not, does your organization want to?
-
Yes
No
If yes, what tools and languages?
5. Does your design organization use pseudo-random test bench techniques?
-
Yes
No
If not, does your organization want to?
-
Yes
No
If yes, what tools and languages?
6. What design language is used by your ASIC/FPGA designers?
None
In-house HDL
Mixed Verilog & VHDL
Schematic
SystemVerilog
Verilog
VHDL
Other information: